Unusual instability mode of transparent all oxide thin film transistor under dynamic bias condition We report a degradation behavior of fully transparent oxide thin film transistor under dynamic bias stress which is the condition similar to actual pixel switching operation in active matrix display. After the stress test, drain current increased while the threshold voltage was almost unchanged. We found that shortening of effective channel length is leading cause of increase in drain current. Electrons activate the neutral donor defects by colliding with them during short gate-on period. These ionized donors are stabilized during the subsequent gate-off period due to electron depletion. This local increase in doping density reduces the channel length. V C 2013 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4821365] Amorphous oxide semiconductor (AOS) is the one of the most versatile materials in thin film and nanoelectronics.
1,2 Among the various applications, AOSs have been intensively researched and developed as a promising active material for thin film transistor (TFT) backplane due to their superior properties compared with amorphous Si (a-Si) and organic semiconductors. [3] [4] [5] Reliability of the device thus has been intensively studied to make those fine features of oxide TFTs meaningful. One of reliability issues remaining is the negative bias instability (NBI) under illumination. 6 Even in this case, many studies have been done to understand the degradation mechanism. [7] [8] [9] Several effective methods to improve the stability under this condition have also been reported. [10] [11] [12] However, the switching TFTs are subjected to periodic gate pulse to be turned on and off during the actual operation of active matrix (AM) displays. 13 Reliability issues which are very different from those caused by the static bias stress could occur under this dynamic bias condition. Figure 1(b) shows the typical gate pulse of AM displays. The duty cycle is about 0.01-1% depending on the screen size and resolution of display, and the frequency ranges from 60 to 240 Hz or higher depending on the refresh rate. Thus, the switching TFTs are being turned off most of the time except when they get very short ($ls) on pulse periodically. For example, t on of switching TFTs in the display having 1024 lines and 60 Hz refresh rate is calculated as follows: t on ¼ (1/60)/ 1024 ¼ 16.3 ls.
In this paper, we report unusual instability mode of oxide TFT under the aforementioned pulsed bias stress which mimics the gate line signal in AM displays. The degradation behavior discussed in this letter is quite different from the one observed under the static bias stress.
A top gated amorphous In-Ga-Zn-O (a-IGZO) TFT was fabricated for this study as illustrated in Figure 1(b) . The fabrication procedure has been reported in detail.
1, 8 All the I-V and C-V measurements and stress test were carried out at room temperature using an Agilent B1500A precision semiconductor parameter with a pulse generator unit.
Prior to the dynamic stress test, effects of the static gate bias stress were investigated. The V th shifts were below 0.3 V by both positive (20 V) and negative (À20 V) gate bias stresses with the identical drain to source voltage (V DS ) of 10 V for 10 000 s at room temperature in the dark, meaning that our devices are fairly stable under the bias stress compared with those of other research groups or companies.
Figure 2(a) shows the changes in transfer characteristic with the time while the periodic gate pulse similar to Figure 1 (b) (60 Hz frequency, duty cycle ¼ 0.05%, t on ¼ 8.3 ls, turn-on voltage (V on ) ¼ þ20 V, and turn-off voltage (V off ) ¼ À20 V) and V DS of 10 V as a data signal were applied. This stress condition was used as the basic case throughout this study and will be called as "dynamic stress" or "pulse stress" without description unless stated otherwise. At first glance, there seem to be no changes in the device characteristics before and after the dynamic stress test. The V th and subthreshold swing are almost same. Only a negligible shift of V th was observed. Thus, one can conclude that the gate line signal does not degrade the switching TFTs. However, we found that the drain current increased with the stress time. The increment in drain current exceeds the level that is expected when considering the negative shift of V th . The plot of field effect mobility in saturation region (l sat ) makes this clear as shown in Figure 2 (b). This phenomenon has never been observed when we applied the static gate bias stress.
We can point out three causes for increase in drain current without changes in sub-threshold characteristics: (1) actual increase in bulk mobility of a-IGZO, (2) reduction in parasitic resistance (R p ), including contact resistance between a-IGZO and source/drain electrodes, (3) decrease of effective channel length.
To evaluate the R p , we used gated-transmission line method (TLM). The total drain to source resistance (R tot ) of a TFT operated in a linear region can be expressed as follows: 
where L, W, l Fei , and C g are channel length, channel width, intrinsic mobility, and gate capacitance per unit area, respectively. Figure 3 (a) shows the R tot values before and after the stress test for various L (40, 80, and 160 lm) measured under the same bias condition (
and identical channel width of 160 lm. By fitting a line to this plot of R tot versus L, we can obtain R p according to the Eq. (2). The extracted R p was 6690 X for the pristine state and this is comparable with the reported value. We also performed the same procedure to evaluate the R p of the device which was subjected to dynamic stress. After the pulse stress test, the R tot decreased for all channel lengths as shown in Figure 3(a) . However, no positive y-intercept was found unlike the pristine device. Such behavior is often found if effective S/D areas exceed the mask channel length and expand to the center of channel region under gated area like the field effect transistor (FET) having lightly doped drain (LDD). In this case, the reduced channel length should be considered and Eq. (2) becomes
where R pg is the parasitic resistance in the presence of the doped region under or near the gate, at a certain V GS and DL is the difference between mask channel length and effective channel length. We can use the "paired V GS " method to get the DL and R pg which was originally proposed for FETs with LDD. 15 The extracted DL and R pg of the stressed device were 4.7 lm and 3085 X, respectively, as shown in Figure 3(b) . This means that effective channel length became shorter than the mask channel length by 4.7 lm. Note that, this DL is averaged value rather than the exact value for the TFT with specific length because we use R tot values of the TFTs with the different channel lengths. The degree of channel shortening is higher in shorter channel TFT due to the larger lateral field, if the bias condition and stress time are same.
Reduction in effective channel length is also confirmed by the capacitance-voltage (C-V) measurements. The lower level in C ch -V curve comes from the small overlap capacitance between the gate and source/drain electrodes when the a-IGZO is depleted by the gate bias. 16, 17 Therefore, the increased C GD in off region means that overlap between gate and drain was extended to channel area under gate. That is, carrier density in a-IGZO near the drain side rose and this resulted reduction in effective channel length. It is noteworthy that such increase in overlap capacitance will cause problems related to the dynamic operation of pixel arrays. 16 We can calculate the extended overlap area (A ext ) from the capacitance in off region which can be expressed as follows, if we assumed that whole initial overlap area (A ov ) between gate and drain became metallic after the stress test:
where L ov and C GD,off are overlap length and C GD in off region after stress test, respectively. The L ov is 5 lm for all the tested devices. Then, the calculated A ext from C GD,off (at The ratio between the drain currents before and after the stress test ranges from 1.2 to 1.4 for V GT from 2 V to 10 V. Meanwhile, the ratio of effective channel length before and after is 40/(40 À 8.3) ¼ 1.3 using the calculated reduced channel length. Both ratios are very similar to each other. Thus, it can be said that the increase in drain current mainly comes from reduction in effective channel length.
Two mechanisms can be responsible for channel shortening phenomenon: (1) actual increase of doping concentration, (2) induction of free electrons by trapped holes at the a-IGZO/gate insulator (GI) interface. We found that the first one is the case for this study, which has never been reported so far. The latter one was reported by Seo et al. and Huang et al. with totally different stress conditions from that of this study. 17, 18 They applied high drain bias (þ20 V) and low gate bias (0 V) statically. Similar increases in C GD and l sat were observed by this stress condition as illustrated in Figure 3(c) . In contrast, a clear difference between the two mechanisms is found by measuring the C-V characteristic with varying the AC frequency. Figures 3(c) and 3(d) , respectively, show the C GD -V curves measured at different frequencies after the static drain bias stress and the dynamic stress. Large frequency dispersion is found for drain bias stress case as also reported by Seo while there is negligible change along the frequency variation in the dynamic stress case.
When the frequency is so low ($1 kHz), that the capture-emission rates of holes at interface traps can keep up with the small-signal AC variation, the interface trap charge can be exchanged with the a-IGZO. 19 Consequently, the trapped holes and electrons induced by them can contribute to the C GD . At higher frequencies, interface traps cannot follow up the small-signal AC change. Contribution of trap charges to capacitance hence reduced in this case. Therefore, it is plausible that the channel shortening phenomenon by the large drain bias stress is caused by the positive charge trapping according to the large frequency dispersion in C GD . On the other hand, unlike the interface traps, donors (shallow centers) and electrons from them are insensitive to AC frequency because they are situated close to conduction band minimum (CBM) or above it. Thus, C GD after the dynamic stress test remained raised level even at 1 MHz frequency.
We believed that current flow to drain terminal by short on pulse provides energy to activate deep donor states. To clarify the role of current flow, two different types of pulsed drain bias were applied during the dynamic stress test as shown in Figures 4(a) and 4(b) . One is the synchronized to gate signal, that is, when the gate voltage rises, drain bias goes up to 10 V at the same time and down to 0 V while the gate is turned off. The other is the desynchronized case as also depicted in Figure 4 (b). The increase in l sat is only observed for the synchronized configuration while there is no change in the desynchronized case due to the lack of current as shown in Figure 4(b) .
Meanwhile, the high electrical field near drain terminal due to the large gate and drain bias can be regarded as a reason for increase in carrier density. For example, one can think that holes could be injected to GI from drain, and they might induce additional electrons. In order to verify whether this is the case or not, the dynamic stress is applied to metalinsulator-semiconductor-metal (MISM) planar stack fabricated on the same glass substrate together with the TFTs as depicted in Figure 4 (c). This MISM stack has identical configuration with the drain part of the TFT. The gate signal and static drain bias were applied to top and bottom electrode, respectively. As a result, there was no change in the C-V characteristics as shown in Figure 4 (c) proving that the high field only cannot increase the carrier density and current flow is essential to bring such change. Note that this is also confirmed from the negligible change in l sat by the desynchronized drain pulse with gate signal because only high vertical electric field is induced in the gate off period without current flow during the gate on-pulse.
We believe that oxygen vacancies (V O ) are the main defects respond to dynamic bias stress. It is well known that V O form deep donor states in high density due to low formation energy, which has been underpinned by the first principle calculation and the experimental results. [20] [21] [22] Because most V O s are situated in deep energy level, thermal excitations of electrons from these states to conduction band are hard to occur at room temperature or at device operating temperature. Thus, donation of free electrons to channel is insignificant. However, the ionizations of V O s to V O 2þ s of upper energy level close to CBM or above it are possible by additional energy like photon. 7, 8, 20 In this study, such energy can be provided to V O s by the collisions of fast electrons with them during the short on pulse. Ryu et al. suggested that V O 2þ s can survived without electron capture, maintaining the shallow level due to amorphous nature of a-IGZO after negative bias illumination stress (NBIS) test. 7 We believe that similar transition of donor defects happens during the dynamic stress test and V O 2þ donates the electron to conduction band. Although V O s are once ionized by the impact of electrons, they tend to be neutralized by capturing the electrons unless the Fermi-level is kept lowered. Namely, V O 2þ can be further stabilized under electron depletion condition. 8, 9 We expect that V off subsequent to on pulse in gate signal stabilizes the V O 2þ by depleting the electrons. The necessity of off pulse is clearly confirmed by raising the V off from À20 V to 0 V. Increment of l sat is decreased as V off reaches close to 0 V, and finally, there was no change when we applied V off of 0 V. Because the gate bias controls the Fermi level of a-IGZO, the Fermi level is raised as the gate bias reaches to 0 V. Then, V O 2þ s become more unstable than V O s due to their formation energy elevated close to that of their neutral state. Consequently, local increase of carrier density cannot be observed. Figure 5 illustrates the degradation mechanism of the dynamic bias stress based on the discussions so far. At first, accelerated electrons by the drain bias collide with V O to ionize them as V O 2þþ ( Figure 5(b) ). The V O 2þþ s are remained its charged state by virtue of the lowered Fermi level in the subsequent off period (Figure 5(c) ). Repetition of these two steps causes the local increase in doping density near drain side ( Figure 5(d) ).
In conclusion, we report the degradation behavior of transparent TFT under the dynamic bias stress which mimics the gate line signal in active matrix displays. Through the TLM method and the C-V analyses, it is found that effective channel length is shortened from the original channel length after the stress test. The local increase in carrier density occurs by the actual rise in doping concentration rather than by the holes trapped at the a-IGZO/GI interface, which is confirmed through the different frequency dependencies in C GD according to degradation mechanism. The current flow is essential to activate the deep donors by supplying the external energy through the collision of accelerated electrons with donor defects. 
